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SPACECRAFf COMPUTER SYSTEM,
A HIGH PERFORMANCE FLIGHT DATA SYSTEM
FOR NASA'S SMALL EXPLORER SATELLITES

Quang Hong Nguyen
NASA-Goddard Space Flight Center
Greenbelt, MD 20771

I. INTROPUCTION

ABSTRACT

The SMEX program is a NASA initiative
begun on 17 May 1988 to provide frequent
flight opportunities for highly focused and
relatively inexpensive space science missions
in the disciplines of astrophysics and space
physics. NASA's Goddard Space Flight
Center in Greenbelt, Maryland has managed
and executed the program. The missions can
be launched within approximately 3 112
years of selection. SWAS is the third
mission under the SMEX Program. Its main
objective is to make astrophysical
observation of dense interstellar clouds to
find out their chemical composition, energy
balance and structure. The SWAS
instrument attaches to the top of the
spacecraft structure as a single module. The
total satellite mass is 252 kg. The SWAS
mission is to be operated in a 600 km
circular orbit with a 65 degrees inclination.

The high performance, light weight, small
volume and low power flight data systems
required by small class satellites push the
limits of today's technology. Requirements
for high-speed telemetry downlink, fully
autonomous operation, and a large data
storage have caused NASA' s Small
Explorer (SMEX) Project to create a new
generation data system. NASA Goddard
Space Flight Center (GSFC) Code 743"
designed, built and tested such a data
system, called Spacecraft Computer System
(SCS), for SMEX missions. The flight
qualified SCS has been successfully
delivered to the SMEX Submillimeter Wave
Astronomy Satellite (SWAS) spacecraft. In
addition, the SCS has been selected as the
baseline flight data system for a new series
of highly capable Small Explorer satellites.
This paper addresses the SCS hardware
descriptions,
the system operational
performance, and the fabrication technology.

.~

The Spacecraft Computer System (SCS) is
the heart of the SWAS avionics system and
contains the required components to receive
and decode commands, collect, store and
1

playback several different types of telemetry
data. The SWAS data flow is shown in
Figure 1. The SCS telemetry and
commanding processes conform to the
Consultative Committee for Space Data
System (CCSDS) recommendations for
packet telemetry and telecommanding. The
SCS subsystem collects science data, ACS
data, and spacecraft housekeeping data
which is stored in the high density memory
board for later transmission during a
downlink opportunity. It receives ground
commands from the Transponder, executes
real-time commands or time-tagged command sequences. It also forwards subsystem
commands to appropriate subsystems. The
telemetry science data can be collected by
the SCS via the high speed synchronous
serial interface and/or 1553 bus interface.
The SWAS science telemetry data
is
compressed and stored in the Bulk Memory
for later use. In addition, the SCS telemeters
the spacecraft housekeeping data to the
spacecraft Integration and Test Ground
Support Equipment (I&T GSE) via the
Pegasus launch vehicle before payload
separation.

II. HARDWARE DESCRIPTION

Processor board
The 80386 microprocessor based circuit
board provides the primary processing
capability for the SCS. The Processor board
is capable of processing the C&DH and
ACS processes.
The Processor board uses an Inte180386DX20 microprocessor operating at 16MHz. It is
supported by the use of Intel's 8q387DX
math coprocessor and 82380-20 DMA
controller. The Processor board contains a
1553B terminal, using UTMC BCRTM
protocol integrated circuits with 128 Kbytes
of shared RAM. The board has a total of
one megabyte of rad-hard static RAM and a
total of 576 Kbytes of EEPROM (64 Kbytes
of bootstrap PROM, 128 Kbytes of boot
PROM and 384 Kbytes of programmable
PROM). The Processor board contains a
Bus Controller ASIC that is used to control
the input/output interface to the backplane.
The Processor board serves as a Bus
Controller (BC) of the SCS 1553B-STDMIL Data Bus network that connects to
spacecraft subsystems and instruments. The
hardware watchdog timer resets the
processor if the flight software fails. A
Universal Asynchronous Receiver and
Transmitter (UART) channel (RS-232) is
available to support flight software loads and
software debugging during ground tests.
This interface will be disabled for flight
operations .

The SCS hardware consists of five key
components: Processor board, Bulk Memory
board, Uplink/Downlink (Up/Down) board,
Input/Output (10) board, and Low Voltage
Power Converter (LV PC) board. These
components are all contained within the
same enclosure. Within this box, there are
electrical connections between these SCS
key components via the backplane. The
following section describes top-level
descriptions of these components.

.
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Processor board due to the failure of the
flight software or hardware.

Uplink/Downlink board
The Up/Down board interfaces to other SCS
boards via the backplane bus and to the
Transponder via hardlines. The uplink
portion interfaces to the Transponder
command receiver for receipt of the ground
commands. The downlink portion interfaces
to the Transponder telemetry transmitter for
downlink of the spacecraft housekeepilJg and
science data. The Command and Data
Handling (C&DH) flight software routes
telemetry data to the Up/Down board via the
backplane bus.
The Up/Down board
supports data rates of 2.25 Mbits/sec, 1.8
Mbits/sec, 0:9 Mbits/sec, or 18.75
Kbits/sec. In addition, the downlink
telemetry coding is selectable from one of
several options (NRZ-L, Convolutional, BiPhase-L, or any combination of these
codes).

Input/Output board
The Input/Output (IO) bvard interfaces to
the Processor board via the backplane bus.
It provides for standard Input/Output
interfaces between the SCS and other
subsystems. It interfaces to several onboard
subsystems and receives the housekeeping
status and data from the Transponder,
subsystem thermistors and the instrument
thermistors. The 10 board also sends bilevel commands and analog signals to
subsystems if reqJ.lired. In addition, the 10
board provides the telemetry and command
interface between the SCS and the Pegasus
launch vehicle for communications link prior
to payload separation.
The 10 board maintains the Mission Elapsed
Time (MET) and a one hertz clock, and
distributes them to on board subsystems. The
one hertz clock is used to provide the
spacecraft timing synchronization for the
processor. The 10 board provides the Barker
Watchdog Timer, the Hardware Watchdog
Timer arid the Command Timer that use the
1 Hz clock as a clock counter. The Barker
Code Timer is expired after 28 hours
without receiving a ground command. The
Hardware Watchdog Timer is used as a
backup of the Bus Controller ASIC
watchdog Timer if the Processor fails.
These two timers will strobe the Processor
board power. The Command Timer is
programmable up to 90 minutes with one
second resolution and used to trigger the
Sol~ ,Array Deployment functions upon the
Pegasus separation occurrence. In addition,
it provides the Solar Array deployment
interlock that would prevent the premature
solar array deployment condition.

The Up/Down board provides the
synchronous high speed serial interface
which allows the SCS to receive bursts of
science data from the Instrument. The
interface consists of three differential pair
signals (clock, data and data ready) that
meet the EIA standard RS-422. The data
transfer rate is up to 900 Kbits per second.
When the SCS receives the science data, it
stores the data into the Bulk Memory and
can play back the data to the ground at next
downlink opportunity.
The Up/Down board also provides a
hardware command decoder that decodes a
critical ground command and directly
distributes the decoded command (pulses) to
selected subsystem via hardlines. This
command will bypass the command
verification of the processor flight software.
The critical command will be used when
ground commands are not accepted by the
3
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active at a given time thus resulting in
significant power savings. In addition, the
design incorporates the use of latchup
protection circuitry which limits the current
to each 5-Megabyte segment to 10 mA in
the latchup event. Full current is available
only to the 5-Megabyte segment that is
being accessed. The known bad memory
locations can be mapped around by the
C&DH flight software.

The 10 board contains a commercially
available hybrid DC-to-DC power converter
and an EMI Filter. The power converter
transforms the spacecraft unregulated +28
V DC power into regulated + 15 V DC and
-15 V DC. The ± 15 V DC voltages are
used to supply power to the analog circuitry
( A/D Converter and Analog Multiplexers).

Bulk Memory board

Low Voltage Power Converter board

The Bulk Memory board provides the SCS
with instrument and housekeeping data
storage. The Bulk Memory circuit board
contains one hundred and ten (110) of
Megabytes Static Random Access Memory
(SRAM). The real addressable memory
storage is equal to eighty eight (88)
Megabytes. The Error Detection and
Correction (EDAC) memory occupies 20%
of the total Bulk Memory address, space.
The Bulk Memory board is jumper
configurable allowing for a two-board
system.

The Low Voltage Power Converter (LVPC)
board is used to convert the spacecraft
unregulated + 22V power into the regulated
+5.0 Volts (+5V VCC) and +5 Volts
Standby (+5V STBY). The LVPC is
actually two pulse width modulator DC-toDC converters, the +5V VCC converter
and the +5V STBY converter. The
switchable +5V VCC powers the processor
board; the unswitchable +5V STBY powers
the 10, Up/Down, and Bulk Memory
boards. The converter operates over the
range of +21V to +35V input voltage
variation.

There are 11 surface-mounted Texas
Instrument Multi-chip Memory Modules
(MCMMs) in the Bulk Memory assembly,
six on one side and five on the other side.
The MCMM package is a 308-lead ceramic
quad flat-pack with a clad Molybdeum seal
ring with a base footprint of 2.18 x 2.05
inches. The substrate is made from silicon
with thin film polyamide and
interconnection. The one megabyte memory
cubes are attached to the substrate utilizing
a solder reflow technique. The MCMM
contains two 5 megabyte memory segments.
Each 5 megabyte segment is configured as 1
meg x 40 bit architecture. MCMM utilizes
the Texas Instruments Silicon-an-Silicon 3D packaging technology and the high density
128K x 8 bit SRAM dies manufactured by
Hitachi. Operationally, only five SRAM are

Backplane
The backplane for the SCS system is based
on a modified PC-AT 386 backplane design
which has been optimized for use in a space
environment. The backplane design used for
the SCS contains 32 bit address and data
busses. An eight check bit bus
communicating between the Processor and
Bulk Memory boards is added to the
backplane t() support EDAC requirements.
The,. backplane design supports five circuit
boards on the backplane. All transactions
between two boards take place on the
backplane. The' Bus Controller ASIC
residing on the 80386 Processor board
4
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approximately 10.5 minutes. Between the
ground contacts, the e&DH flight ~oftware
hosted by the ses provides the autonomous
operation of the spacecraft by issuing
preplan ned commands uploaded by the
ground into processor stored command
memory. The flight software monitors the
spacecraft house-keeping data for anomalies
and responds to them with appropriate
actions. Under worst case conditions, the
spacecraft is designed so that it is able to
miss the ground contacts for periods of up
to 28 hours and will be capable of sustaining
itself without disrupting normal op~rations.
This operational feature has been
successfully tested by the 28-hour Barker
watchdog timer test program. In addition,
during these tests, the uncompensated MET
drift is an average of approximately 300
milliseconds which is well in the tolerance
of the SW AS clock requirements (less than
2.0 seconds per day).

controls all backplane data transfers by
specifying the address and type of transfer
(read or write). The backplane provides 7
interrupt levels from external peripheral
devices and distributes +5V vee and
+5V STBY to appropriate ses boards.

Enclosure
The ses enclosure acts as the mechanical
housing for the ses unit. The enclosure
contains all of the ses hardware
components/assemblies.
The ses is
approximately 7.823 x 8.250 x 12.653
in dimension and consists of 12 connectors
for external interfaces. The ses box will be
mounted on the designated panel of the
spacecraft mechanical structure by eight (8)
bolts and washers. The ses weighs about
20 pounds. The ses enclosure is shown in
Figure 2.
11
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III. SYSTEM OPERATIONAL PERFORMANCE

Processor
dissipation

The flight ses unit for SWAS mission has
successfully
completed box-level
environmental testing,
spacecraft-level
comprehensive performance testing and
environmental testing for hundreds of hours
of spacecraft operation. The following
highlights several significant operational
performances during the SW AS integration
and test (I&T).

utilization

and

power

Normally, the ses is required to maintain
under 80 % processor utilization under
worst case conditions. The ses processor
utilization average is approximately 70%.
This number is obtained when the SWAS
spacecraft downlinked the telemetry data at
1.8 Mbps, performed SWAS normal
operational functions, and processed science
data compression
simultaneously. In
addition, the ses drew between 14 and 16
Watts with an average steady state power of
approximately 15.5 Watts measured during
tllf.. SW AS thermal vacuum testing.

Spacecraft autonomy
The baseline on-orbit SWAS ground contact
plan is two downlinks/uplinks per day at
Wallops, separated by approximately 12
hours and one to two Poker Flats contacts,
one each between the Wallops opportunities.
Each contact will last an average of

Watchdog strategy
Based on the SMEX singlestIing design
5
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the SCS will initiate the deployment
commands to the deployment mechanism
only after the release mechanism has been
released.

architecture except where safety/reliability
concerns require additional protection, the
SCS is built with
minimal hardware
redundancy. The watchdog strategy is
SCS hardware and
implemented on
software with very minimal additional
hardware/software. The watchdog strategy
will provide levels of protection against
processor faults and processor memory
anomalies caused by software and/or
hardware errors including Single Event
Upset (SEU) and latchup. The watchdog
utilizes a time layered hierarchy that
provides increasing levels of intervention
and protection. The 5 layer hierarchy is
shown in Figure 3. Layer 5 reinitializes
the processor software code from the point
at which the fault occurred. Layer 4 is
triggered by the processor bus control ASIC
timeout upon processor hang-ups because of
SEU or failed processor tasks. Layer 3 is
triggered by the external hardware timeout
that strobes the processor power when the
processor failed to reset the timeout circuit
because of latchup, SEU or failed processor
tasks. Layer 2 is triggered by the external
ground commands to restart the system.
Layer 1 is triggered by either the 28-hour
Barker watchdog timer or the bypass
hardware command which
strobe the
processor power to reboot the system. The
watchdog strategy has been successfully
tested throughout the SWAS I&T.

After 2 of the 3 payload separation
indicators are detected, the SCS will delay 7
seconds and then send the unlatch commands
to unlatch the release SA mechanism. The
SCS will sample 8 redundant thermistors
placed on 4 release wax actuators (2 per
release wax actuator). The SCS will
consider a latch released when one of the
two thermistors in the release wax actuator
indicates a temperature greater than 78
degrees Celsius for at least two consecutive
samples. After a delay of approximately 17
minutes, the SCS will initiate the SA
deployment by sending commands to the SA
deployment mechanism when the thermistor
readings indicate that two release wax
actuators have released the solar array. The
temperature threshold (78 degrees C for
SWAS mission) of the release wax actuator
and the time delay are programmable by
programming the predetermined mission
unique parameters stored in the rad-hard
Read Only Memory (ROM).
Besides hardware deployment functions
described above, the backup software
deployment is implemented to perform the
Solar Array deployment function upon the
failure of the deployment hardware. The
execution of the deployment sequence has
been tested reliably to avoid the mission
catastrophic failure.

Solar array deployment
The SCS is required to provide the
control/monitor of the solar array (SA)
deployment mechanism system that includes
the release wax actuators mechanism (4
release wax actuators per 2 SA panels (A
and B), 2 actuators per SA panel) and the
deploy wax actuators mechanism. To
prevent the premature deployment condition,

SWAS science data compression
The SW AS science data compression is
performed by the C&DH software. The
lossless compression technique, the Rice
algorithm, is used to provide an average of
6
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at least 2: 1 compression ratio. The Data
Compression (DC) task compresses the raw
SWAS instrument scan packets that are
received from the 1553 bus. The length of a
raw SWAS instrument scan is 1728 16-bit
words. However, only 1450 words are
useful for science and are compressed by
DC. A data pointer is used to identify the
start of the 1450 words in the raw scan. DC
also blocks a number of scans into a data
block to improve compression efficiency and
minimize the effect of transmission errors on
the compressed data.

architecture, the selection of the fabrication
technology approach has been a challenge to
the SCS design team. To meet requirements
for light weight and small volume, the SCS
unit must be drastically reduced in weight
and volume compared to the box that is built
by using the conventional fabrication
technology. Two proven
fabrication
processes for the space flight use, the
Surface Mount Technology (SMT) and the
two-sided printed wiring board assembly,
have been chosen and met the challenging
requirements. The typical SCS assembly is
shown in Figure 4. The following sections
discuss these processes as well as the
vibrational and thermal design issues.

The average of the science data compression
ratio has been obtained between 1. 8: 1 and
2.6: 1 with an average compression ratio of
2.2: 1. The measurement has been performed
on the test sample data over periods of 28
hours during the SWAS I&T.

Surface Mount Technology
Most of the SCS assembly is populated with
SMT components. The SMT design and
manufacturing processes have been
performed by Litton-Amecom in College
Park, Maryland. Variety of SMT package
styles ( leadless chip carrier (LCC) , flatpacks and quad flat-packs) are used on SCS
assemblies. The SMT approach has two
major advantages, the small size and the
automated assembly. The first advantage is
the size of the SCS assembly is significantly
small because the SMT packages are small
in dimension. The second advantage is the
SMT packages allow the use of the
automated assembly processes. As a result,
the quality of the SCS assembly has been
excellent and well controlled. However, for
space flight use, the SMT assembly design
and manufacturing process must pass the
cI1J.cial qualification test that is the thermal
cycling based on the mission environment
profile. The SMT assembly must have no
failures occurring in any of the platedthrough holes or in any of the solder joints

Error Detection and Correction (EDAC)
The Bulk Memory and its associated support
hardware including the seven check bit data
bus on the backplane and an EDAC circuit
resided inside the Processor Bus Controller
ASIC has the capability of correcting single
bit errors and detecting multiple bit errors.
The entire bulk memory is scrubbed every
25 minutes by the flight software memory
scrubbing task that has the lowest priority.
Thousands of memory scrubbing passes
have been performed on the usable bulk
memory locations without any EDAC errors
during the SWAS I&T.

IV. FABRICATION TECHNOLOGY APPROACH

Due to the complexity of the design and a
large amount of hardware components must
be used to support the SCS hardware
7

epoxy is applied in a large area under the
package that requires a rework. The second
concern is that the vibration might damage
the epoxy and other parts of the package, if
the epoxy is applied in a small area under
the large package. To find out a suitable
fabrication technique so that it can be used
to mount 11 large MCMM packages on the
assembly, the finite element analysis (FEA)
on MCMM packages and Bulk Memory
assembly was required and performed. It
showed that the stress on the small area
epoxy applied at each corner of the package
and the tress on parts (leads, wall, lid and
, etc.) of the MCMMs should be well within
allowable limits In the vibrational
environment.

detected over hundreds of thermal cycles.

Two-sided Printed Wiring Board (PWB)
assembly
The SCS assembly consists of a doublesided, 10 layer lO"x 7" PWB, a heat sink
plate, two wedge locks, edge connector
and/or L-shaped stiffener. An aluminum
heat sink plate is laminated between two
PWBs. Two wedge locks are mounted on
both long edges of the heat sink. The SCS
assembly is electrically/physically connected
to the backplane through a 184-pin edge
connector attached to one of two short
edges. If the assembly does not have any
external D-connectors mounted through the
24-gauge wires on the opposite to edge
connector, the L-shaped aluminum stiffener
is used along the short edge to reduce the
board deflection and dynamic stresses in a
vibrational environment.

The use of the two-sided printed wiring
board assembly populated with SMT
components on both sides has reduced the
board dimension significantly.

The electrical connections between' two
PWBs per assembly are provided by Zwires. The Z-wire approach is to provide
the flexibility of PWB component layout and
routing. The solder joint of the Z-wire can
be thoroughly inspected. In addition, the Zwire approach can reduce the signal noise by
reducing the trace length of critical signals
(clocks, control lines) if possible, in
particular for the high speed Advanced
CMOS (AC) devices exclusively used on the
SCS design.

V. CONCLUSION

The SCS hardware and software have
performed extremely well during the SWAS
integration and test. It is small in volume
and light in weight but it is capable of
performing sophisticated tasks. Two flight
SCS units are being built for two highly
capable SMEX follow-on missions, the
Transition Region and Coronal Explorer
(TRACE) and the Wide-Field Infrared
Explorer (WIRE), that will be launched in
1997 and 1998 respectively.

Several large SMT packages require the use
of epoxy under the package for structural
and heat transmission purposes. There are
two main concerns on the use of the epoxy
with respect to rework and vibration issues.
The first concern is that the removal of
glued package from the assembly might
physically damage the large package, if the

11\ ,.addition, TRACE and WIRE missions
require the SCS to provide 2.4 gigabits of
bulk memory instead of 0.88 gigabits to
store science images, and an additional 128
Kbytes of EEPROM to store the new Global
8
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Positioning System (GPS) flight software
code. To support these new requirements
and provide no impacts to the current SCS
hardware/software configuration, functional
performances, cost and delivery schedule, a
new generation of the Bulk Memory board,
called Dynamic Random Access Memory
(DRAM) Bulk Memory, has been designed,
breadboarded and tested successfully in a
short period. The DRAM Bulk Memory
board consists of an DRAM Controller to
control fifteen 160-megabit LCC DRAM
modules, and an EEPROM Controller to
control four rad-hard 256-Kbit EEPROM
chips. The LCC DRAM module developed
by Irvine Sensors Corporation in Burlington,
Vermont, utilizes rad-hard high density IBM
DRAM stacks. The LCC DRAM modules
are commercially available and have been
qualified for space flight use. The DRAM
Bulk Memory board is
physically/functionally compatible with the
SRAM Bulk Memory board developed for
SWAS mission. However, it contains very
high density memory and is cost effective.
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